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tegrated circuit defects such as pinholes, extra metal, and extra polysilicon. For one circuit, a 4 4 multiplier, they found that 48% of the defects caused shorts to occur [2] .
In this paper, logic lines are the connections between logic gates through which signals flow. A set of (intentionally) connected logic lines constitutes a logic node. Electrical nodes include both logic nodes and connections made inside logic gates. The multiplicity of a short is defined to be the number of nodes that are shorted together. A single bridging failure is a single instance of shorted nodes; many nodes may be involved. The shorting of two nodes, a and b, is denoted by "ab," and the shorting of three nodes a, b, and c, is denoted by "abc."
The exact behavior of a short is difficult to predict. Williams and Angell [3] , in the same paper that in- [4] . Therefore, most of the bridging failure analyses published to date are not applicable to CMOS. The method of this paper, however, based as it is on "internal access" test techniques, is applicable to CMOS testing. Because of the importance of shorts as a failure mode in integrated circuits a great deal of work has been done in determining how to detect shorts. Just as for the detection of stuck-at (i.e., stuck-at-zero and stuck-at-one) faults, detection of a short requires 72 WARREN H. DEBANY, JR. two conditions to occur: activation and propagation.
A bridging failure is activated when at least one of the shorted nodes is caused to carry an incorrect logic value due to contention. The effects of the incorrect logic value must then be propagated to an observable output of the circuit.
Kodandapani and Pradhan [5] determined conditions under which test sets designed to detect stuckat faults also detect shorts, and when shorts are undetectable. Using the "wired" model, they showed that it is possible for an undetectable bridging failure to mask an otherwise detectable stuck-at fault. They constrained their problem to the case where no feedback is introduced by a bridging failure in a combinational circuit.
Abramovici and Menon [6] derived relations between stuck-at faults and bridging failures, based on the "wired" model, such that the results of stuck-at fault simulation could be used to Test generation has been shown to be an NP-Hard problem [7] . While the problem of simply activating a fault (either a stuck-at fault or a short) is itself NPHard, in practice it is the propagation of the fault's effects to the primary outputs that is the more difficult task in test generation [8] . (Figure 2 ) and its subprocedure REFINE2 (Figure 3) [19] . In the version of the notation used here, operations that are better described in terms of English language descriptions, rather than in terms of SPARKS operations, are set off in braces({...}).
Comments are set off using "/*" and "*/" as delimiters.
In this version of the algorithm all sets from previous steps are retained. A more efficient implementation would perform set operations in situ and eliminate the need to perform superfluous operations such as explicit set copies and deletions. Other data structures and operations may be more applicable, depending on the language of implementation, and on speed/storage tradeoffs.
It is now shown that SHORT_GRADE2 is an algorithm in that it produces a correct result in a finite number of steps. contains no more than one instance of a node name and no two sets contain the same node name. Similarly, any single "set operation" involves manipulating no more than N node names. Therefore, the algorithm terminates in a finite number of steps.
Correctness of the refinement into equivalence classes on each step can be shown by a trivial inductive proof based on the properties of the equivalence relation e,.
A step contributes to bridging failure detection if and only if at least one equivalence class is "split" on that step. Similarly, the only nodes that need to be tested on any step are those contained in an equivalence class that is "split" on that step. 
ALGORITHM FOR FOUR-STATE LOGIC
In this section an extension is made to the two-state coverage algorithm that allows the use of four-state (0, 1, X, and Z) logic simulation. This permits the application of the principles of this paper to sequential logic.
For any two nodes a and b in a model of a logic circuit C, and a test vector sequence consisting of n or more vectors applied to C, define a relation y such that "ay. Figure 4 .
It can be shown that SHORT_GRADE4 is an algorithm in the sense that it produces a correct result (based on the properties of the compatibility relation 7) and that it terminates in a finite number of steps, but the proof is omitted here.
Because the transitive property is lacking in this case, a node may appear in more than one compatibility class. Therefore, the interpretation of the compatibility classes that result from SHORT_GRADE4 is more complex than the interpretation of the equivalence classes that result from SHORT_GRADE2.
Define the set U to be the union of all compatibility classes in which node name a appears. 
